

Device-Technology Co-Optimisation (DTCO) in the Presence of Acute Variability

A. Asenov¹, B. Cheng¹, C. Alexander¹, A. Brown¹, C. Riddet¹
S. Nassif², J.B. Kuang²,
L. Shifren³, S. Sinha³, G. Yeric³

¹Gold Standard Simulations Ltd

²IBM

³ARM



Summary



- Introduction
 - 22nm FinFETs: *the Intel benchmark*
 - 14nm FinFETs: *Interplay between process and statistical variability*
 - 10nm FinFETs: *Si vs. Ge*
 - 7nm FinFETs: *the role of III-Vs*
 - Conclusions
-



Summary

- Introduction
 - 22nm FinFETs: *the Intel benchmark*
 - 14nm FinFETs: *Interplay between process and statistical variability*
 - 10nm FinFETs: *Si vs. Ge*
 - 7nm FinFETs: *the role of III-Vs*
 - Conclusions
-


Statistical variability is one of the major challenges associated with scaling



Variability results in higher parametric yield loss


Saturation in performance and increasing variability drives the CMOS innovations

2003
90 nm




Invented
SiGe
Strained Silicon
M Bohr (Intel)

2005
65 nm




2nd Gen.
SiGe
Strained Silicon

2007
45 nm




Invented
Gate-Last
High-k
Metal Gate

2009
32 nm



2nd Gen.
Gate-Last
High-k
Metal Gate

2011
22 nm



First to
Implement
Tri-Gate

Strained Silicon

High-k Metal Gate

Tri-Gate

FinFETs improve performance and can reduce statistical variability

Saturation in performance and increasing variability drives the CMOS innovations






2003
90 nm

2005
65 nm

2007
45 nm

2009
32 nm

2011
22 nm



$$\sigma\Delta V_T = A_V / \sqrt{WL}$$

$$A_V \sim t_{ox} N_{A(D)}^{0.4}$$



A_V




Design/Technology Co-Optimisation

DTCO

- ❑ Circuits have to be adjusted/optimized for the specific behavior of new devices.
- ❑ Technology/Devices should be optimized for specific circuit requirements.
- ❑ The early stages of DTCO is based on TCAD/CM/ Circuit simulations.
- ❑ Requires seamless link between TCAD and circuit simulation.
- ❑ Reduces dramatically time to market.

DTCO – critical in advanced CMOS technology

The GSS Tool Suite that enable the Flow



- Drift diffusion, Monte Carlo (NEGF) modules.
- Multiple variability sources
- Random discrete dopants
- Line edge roughness
- Gate stack granularity
- Trapped discrete charges
- Others - custom

- Nom and Stat Models
- Multiple stat parameters
- Supports PCA and NPM
- High accuracy
- Supports BSIM, PSP and HiSIM





- Frontend for advanced statistical simulation
- Supports ngspice, Eldo and Spectre.
- Supports PCA and NPM.
- Unprecedented SRAM analysis accuracy.
- Performance/power/yield analysis (PPY)




Summary

- Introduction
 - 22nm FinFETs: *the Intel benchmark*
 - 14nm FinFETs: *Interplay between process and statistical variability*
 - 10nm FinFETs: *Si vs. Ge*
 - 7nm FinFETs: *the role of III-Vs*
 - Conclusions
-

Intel 22nm FinFETs




Intel 22nm FinFETs



3D Ensemble MC simulation provide predictability


Quantum confinement is important

Non-equilibrium transport is also important




DD

MC




Electron energy







Electron velocity


Intel 22nm FinFETs



Intel 22nm FinFETs







Intel 22nm FinFETs




Rectangular fins have 15% higher performance for equivalent width and height.

Intel 22nm FinFETs



Intel 22nm FinFETs






Summary

- Introduction
 - 22nm FinFETs: *the Intel benchmark*
 - 14nm FinFETs: *Interplay between process and statistical variability*
 - 10nm FinFETs: *Si vs. Ge*
 - 7nm FinFETs: *the role of III-Vs*
 - Conclusions
-

14nm DG FinFET specification





- Double gate FinFETs targeted at 14nm technology node.
- Devices targeted for high performance SRAM application.
- Process variation aware design.

Dimension	Min (nm)	Max (nm)
Fin Width	8	12
Fin Height	22	28
Gate Length	18	22


T=85°C V _{DD} = 0.9V	NMOS	PMOS
I _{ON} (mA/μm)	0.9	0.8
I _{OFF} (nA/μm)	10	10
DIBL(mV/V)	56	65
SS(mV/Dec)	86	88

The role of predictive MC simulations






- Only EMC simulations can predict performance.
- Quantum corrections are essential.
- DD simulations can be calibrated to EMC.

Quantum effects



are very important


Process induced variability




- Captured by experiment design.
- Dependence on L , H_F , W_F , T_{OX} .

Statistical Variability Simulations


RDD






MGG



GER+FER






Nominal Device Statistical Variability






Correlation between subthreshold figure of merits, such as I_{OFF} and DIBL, can be a good indicator to show whether MGG is an active variability source.



Correlation between process and statistical variability







Statistical aspects of Reliability





Statistical Compact Modelling Procedure



Extended Uniform Model – Group 1 Parameter




Statistical Compact Modeling




Strong correlation between statistical compact model parameter and device figure of merit demonstrates that extraction is physics based

V_T	-0.895 -0.827	-0.741 -0.743
	I_{ON}	0.617 0.529
		DIBL


Statistical Compact Modeling – Group 2 parameter



FinFET based SRAM design







1-1-1 Cell






2-3-3 Cell

Cell design trade off






Metal Gate Work-Function Engineering

Interplay between CD and statistical variation



- Slow corner has the best SNM performance.
- CD variation can introduce 10% degradation on standard deviation of SNM.

Reliability Aspect of SRAM Performance






- Under N/PBTI stress condition, SNM can be degraded by more than 25%
- However, write operation can be improved under stress condition






Summary

- Introduction
 - 22nm FinFETs: *the Intel benchmark*
 - 14nm FinFETs: *Interplay between process and statistical variability*
 - **10nm FinFETs: *Si vs. Ge***
 - 7nm FinFETs: *the role of III-Vs*
 - Conclusions
-

7nm FinFET options: FinFET design





The impact of the stop layer is neglected




DG quantum corrections

Base on 1D Poisson-Schrodinger solver





Electrostatic performance based on DD





$V_{DD} = 0.75\text{V}$	Si pFinFET	Ge pFinFET
Effective mass	0.4	0.16
Work function (eV)	4.664	4.140
DIBL (mV)	51	59
SS (mV)	72	74



Performance based on MC simulations







Carrier velocities





Impact of the contact resistance







Nominal compact models




Simulation of statistical variability



Simulation of statistical variability




Impact of Extraction and Wire-load



Extracted netlists generated using the ARM 10nm Predictive Technology Modeling toolset

Delay vs. Supply Voltage






Summary

- Introduction
 - 22nm FinFETs: *the Intel benchmark*
 - 14nm FinFETs: *Interplay between process and statistical variability*
 - 10nm FinFETs: *Si vs. Ge*
 - 7nm FinFETs: *the role of III-Vs*
 - Conclusions
-

Tri-gate




n-type
 SS= 68mV/dec
 DIBL= 29mV/V

$H_{\text{fin}} = 25\text{nm}$
 $W_{\text{fin}} = 10\text{nm}$
 $W_{\text{eff}} = 2H_{\text{fin}} + W_{\text{fin}} = 60\text{nm}$

p-type
 SS= 69mV/dec
 DIBL= 23mV/V

L_G [nm]	EOT [nm]	T_{ox} [nm]	t_{spc} [nm]	Src/Drn [cm^{-3}]	Chn. [cm^{-3}]	Subs. [cm^{-3}]
15	0.51	1.125	2	9.1×10^{19}	1.82×10^{17}	3.65×10^{18}

Implant-Free Quantum-Well




SS= 88mV/dec
DIBL= 85mV/V

$t_{\text{chn}} = 3.75\text{nm}$
 $W = 15\text{nm}$

SS= 95mV/dec
DIBL= 70mV/V



L_G [nm]	EOT [nm]	T_{ox} [nm]	t_{spc} [nm]	Src/Drn [cm^{-3}]	Chn. [cm^{-3}]	Subs. [cm^{-3}]
15	0.51	1.125	2	9.1×10^{19}	1.82×10^{17}	3.65×10^{18}

Fin Profile Extraction




M. Radosavljevic et al., Tech. Dig.-Int. Electron Devices Meet., 2011, 33.1

- Extract fin profiles for both W_{fin} from published data.
- Import the fin profiles into the simulation domain.
- Use published structure parameters: $L_G=60\text{nm}$, $t_{spc}=5\text{nm}$, $EOT=12\text{\AA}$, $H_{fin}=50\text{nm}$.





$W_{fin}=45\text{nm}$

Experimental Verification




- Gate work-function calibrated using drift-diffusion.
- Published I_D - V_G data has $W_{\text{fin}}=40\text{nm}$.
- Extracted fin profiles bracket published results.
- Simulations without interface roughness scattering.
- Monte Carlo shows excellent agreement.

7nm CMOS device performance




III-V FinFET performance



Raised



Inline



Wrapped





Summary

- Introduction
 - 22nm FinFETs: *the Intel benchmark*
 - 14nm FinFETs: *Interplay between process and statistical variability*
 - 10nm FinFETs: *Si vs. Ge*
 - 7nm FinFETs: *the role of III-Vs*
 - Conclusions
-



Design/Technology Co-Optimisation DTCO

- ❑ There is a strong interplay between process and statistical variability in advanced technologies.
 - ❑ Compact models should capture accurately this interplay.
 - ❑ Hi level of automation and accuracy is needed from the simulation tool to enable DTCO.
 - ❑ DTCO is crucial for both Foundries, IDMs and fables companies
- .
-