



Automatic MOSFET Sizing to Maximize the Lifetime Yield of Analog Circuits

Husni Habal

Technical University of Munich

Department of Electrical Engineering and Information Technology

The Institute for Electronic Design Automation


Contents

- Overview of the circuit sizing flow
- Degradation modeling in analog circuits
 - Problems and workarounds
 - Circuit example
- Lifetime yield analysis
- Design centering
 - Circuit example
- Conclusion

Overview of circuit sizing

Components of the design framework


- Design centering
- **Lifetime yield analysis**
- Performance simulation
- Degradation modeling



| | | |
|--------------------------------|-------------------------------------|--------------------------------|
| Design parameters | d | MOSFET width (W), length (L) |
| Operating parameters | r | Temperature (T), Supply (Vdd) |
| Statistical process parameters | s | Threshold voltage (Vth), Toxe |
| Operating time | t | Hours, days, years |
| <hr/> | | |
| Parameter degradation | Δs | ΔV_{th} , ΔI_d |
| Performances | f | slew rate, gain, power |
| Parametric yield | $Y = \text{Prob} \{f_l \preceq f\}$ | |


Contents

- Overview of the circuit sizing flow
- Degradation modeling in analog circuits
 - Problems and workarounds
 - Circuit example
- Lifetime yield analysis
- Constrained design centering
 - Circuit example
- Conclusion



Degradation modeling

- MOSFET degradation mechanisms, such as BTI and CHC
- Change in MOSFET attributes
- BTI model [da Silva 2010, Gasser 2011, Barke 2013/4]
 - Temperature (T) and Fermi-level dependency ($\sim V_{gs}$)



$$A(T, V_{gs}) = K \exp\left(-\frac{E_0}{k_B \cdot T}\right) \exp\left(\frac{-B \cdot V_{gs}}{T_{oxe} \cdot k_B \cdot T}\right)$$

- Electric field, E, applied

$$\Delta V_{th}(t) \propto A(T, V_{gs}) \cdot \sum_{i=1}^2 \alpha_i \cdot \log(1 + t/\tau_{c,i}); \quad \tau_{c,1} = 1 \text{ ms}, \tau_{c,2} = 1 \text{ ks}$$

- Recovery period, $E \rightarrow 0$


$$\Delta V_{th}(t) \propto -A(T, 0) \cdot \sum_{i=1}^2 \beta_i \cdot \log(1 + t/\tau_{e,i}); \quad \tau_{e,1} = 20 \mu\text{s}, \tau_{e,2} = 1 \text{ Ms}$$

- Variance [Grasser 2013]

$$\sigma^2(\Delta V_{th}) \propto \frac{T_{oxe} \cdot \Delta V_{th}}{W \cdot L}$$

Degradation modeling – analog implementation

- Differential input stage with cyclostationary analog input




- **Problem:** The bias point is not fixed

- $\mathbf{v}(t + dt) \leftarrow \phi(t, \mathbf{v}(t), V_{in}(t), \Delta\mathbf{s}(t)); V_{gs}(t) = \mathbf{M}^T \cdot \mathbf{v}(t)$
- $\mathbf{v}(t)$ are the node voltages, $\phi(\cdot)$ is the circuit state equation, \mathbf{M} is an incidence matrix
- $V_{in}(t)$ is periodic with a signal period $\tau_{sig} = 10 \mu s$
- $\Delta\mathbf{s} = [\Delta V_{th1}(t), \Delta V_{th2}(t), \dots]$ the vector of change in all circuit devices

Degradation modeling – analog implementation

- Differential input stage with cyclostationary analog input



- **Solution:**




- At small timescales when $\tau_{sig} \ll \tau_{c,1}$, $\Delta V_{th}(t + \tau_{sig}) \approx \Delta V_{th}(t)$ (fixed)
- Average the Fermi-level dependency over the input period

$$\bar{A}(T, \tilde{V}_{gs}) \leftarrow \frac{1}{\tau_{sig}} \int_{\tau=t}^{\tau=t+\tau_{sig}} A(T, V_{gs}(\tau)) d\tau$$

- Recalculate $\bar{A}(T, \tilde{V}_{gs})$ at large time steps to accommodate changes in Δs
- Computational cost: a transient simulation for each recalculation

Degradation modeling – analog implementation


- Differential input stage with realistic cyclostationary analog input



Cost: 5 transient simulations


Degradation modeling – performance simulation

- Simulate the effect of degradation on circuit performances f
 - t_{sim} is the duration needed for calculation of f
 - Performance simulation: $\mathbf{v}(t + dt) \leftarrow \phi(t, \mathbf{v}(t), Vin(t), \Delta\mathbf{s}(t)); \mathbf{v}(\tau)_{\tau=t}^{\tau=t_{sim}} \mapsto \mathbf{f}$




Degradation modeling – performance simulation

- Simulate the effect of degradation on circuit performances f
 - t_{sim} is the duration needed for calculation of f
 - Performance simulation: $\mathbf{v}(t + dt) \leftarrow \phi(t, \mathbf{v}(t), Vin(t), \Delta\mathbf{s}(t)); \mathbf{v}(\tau)_{\tau=t}^{\tau=t_{sim}} \mapsto f$
- Example: simulate step response to calculate settling time




Degradation modeling – performance simulation

- Simulate the effect of degradation on circuit performances f
 - t_{sim} is the duration needed for calculation of f
 - Performance simulation: $\mathbf{v}(t + dt) \leftarrow \phi(t, \mathbf{v}(t), Vin(t), \Delta\mathbf{s}(t)); \mathbf{v}(\tau)_{\tau=t}^{\tau=t_{sim}} \mapsto f$
- Problem:** need to model degradation *during* performance simulation (t_{sim})




Degradation modeling – performance simulation

- Simulate the effect of degradation on circuit performances \mathbf{f}
 - t_{sim} is the duration needed for calculation of \mathbf{f}
 - Performance simulation: $\mathbf{v}(t + dt) \leftarrow \phi(t, \mathbf{v}(t), Vin(t), \Delta\mathbf{s}(t))$; $\mathbf{v}(\tau)_{\tau=t}^{\tau=t_{\text{sim}}} \mapsto \mathbf{f}$
- **Problem:** need to model degradation *during* performance simulation (t_{sim})
- **Solution:** if $t_{\text{sim}} \ll \tau_{c,1}$, then $\Delta\mathbf{s}(t + t_{\text{sim}}) \approx \Delta\mathbf{s}(t)$;
 $\mathbf{v}(t + dt) \leftarrow \phi(t, \mathbf{v}(t), Vin(t), \Delta\mathbf{s}(t) = \text{const})$; $\mathbf{v}(\tau)_{\tau=t}^{\tau=t_{\text{sim}}} \mapsto \mathbf{f}$; the flow becomes
- [Habal and Graeb, ICICDT2013]




Contents

- Overview of the circuit sizing flow
- Degradation modeling in analog circuits
 - Problems and workarounds
 - Circuit example
- Lifetime yield analysis
- Design centering
 - Circuit example
- Conclusion





Circuit example



- 45 nm tech [pdk.cadence.com]
- 39 process parameters
- 33 design parameters
- NBTI and HCI modeled
- Operating parameter ranges
 - $0 \leq T \leq 110 \text{ } ^\circ\text{C}$
 - $1.8 \leq V_{dd} \leq 2.2 \text{ V}$
 - $0 \leq \text{mag}\{V_{in}\} \leq 0.4 \text{ V}$
- Sized without considering degradation



Circuit example



Circuit example






Circuit example

- Operating parameter dependency


- $0 \leq T \leq 110 \text{ } ^\circ\text{C}$
 $1.8 \leq V_{dd} \leq 2.2 \text{ V}$
 $0 \leq \text{mag}\{V_{in}\} \leq 0.4 \text{ V}$

- Need to consider the worst-case operating corner for degradation:





Contents

- Overview of the circuit sizing flow
- Degradation modeling in analog circuits
 - Problems and workarounds
 - Circuit example
- Lifetime yield analysis
- Design centering
 - Circuit example
- Conclusion



Fresh yield analysis [Graeb 2007]





$$\text{pdf}_{\mathcal{N}} = \frac{1}{(2\pi)^{|s|/2} \cdot \sqrt{\det(\mathbf{C})}} \exp\left(-\frac{\beta^2(\mathbf{s} - \mathbf{s}_0)}{2}\right)$$

$$\beta^2(\mathbf{s}) = (\mathbf{s} - \mathbf{s}_0)^T \cdot \mathbf{C}^{-1} \cdot (\mathbf{s} - \mathbf{s}_0)$$

- Gaussian distribution of statistical parameters with mean \mathbf{s}_0 and covariance \mathbf{C}


Fresh yield analysis [Graeb 2007]



$$\mathcal{A}_r = \left\{ \begin{bmatrix} T \\ Vdd \end{bmatrix} \mid T_{\min} \leq T \leq T_{\max} \wedge Vdd_{\min} \leq Vdd \leq Vdd_{\max} \right\}$$

- Gaussian distribution of statistical parameters with mean s_0 and covariance C
- Tolerance box for the operating parameters

Fresh yield analysis [Graeb 2007]




- Fresh yield analysis: $\min_{\mathbf{s}} \beta^2(\mathbf{s})$ s.t. $\left(\min_{\mathbf{r} \in \mathcal{A}_r} (\mathbf{f})_i \right) \leq (\mathbf{f})_i \xrightarrow{\text{solving}} \beta_{w,i}$
gives
- Bijective mapping between $\beta_{w,i}$ and yield: $\bar{Y}_{\text{fresh},i} = \int_{-\infty}^{\beta_{w,i}} \frac{1}{\sqrt{2\pi}} \exp\left(-\frac{1}{2}\xi^2\right) d\xi$

| β_w | -1 | 0 | 1 | 2 | 3 | 4 |
|-----------|-------|-----|-------|-------|-------|--------|
| \bar{Y} | 15.9% | 50% | 84.1% | 97.7% | 99.9% | 99.99% |

Lifetime yield analysis

- Extend the domain of operating parameters with a circuit lifetime



- Lifetime yield analysis becomes


$$\min_{\mathbf{s}} \beta^2(\mathbf{s}) \text{ s.t. } \left(\min_{\substack{\mathbf{r} \in \mathcal{A}_r \wedge \\ 0 \leq t \leq t_{\text{life}}}} (\mathbf{f})_i \right) \leq (\mathbf{f}_l)_i \xrightarrow[\text{gives}]{\text{solving}} \beta_{w,i}^2$$

$$\bar{Y}_{\text{life},i} = \int_{-\infty}^{\beta_{w,i}} \frac{1}{\sqrt{2\pi}} \exp\left(-\frac{1}{2}\xi^2\right) d\xi$$


- Incremental cost is the cost of an additional operating parameter

Contents

- Overview of the circuit sizing flow
- Degradation modeling in analog circuits
 - Problems and workarounds
 - Circuit example
- Lifetime yield analysis
- Design centering
 - Circuit example
- Conclusion



Design centering



- $\beta_{w,i}$ is a function of the design parameters d
- Design centering formulation



$$d_{\text{solution}} = \arg \max_d \min_{1 \leq i \leq |f|} \beta_{w,i}(d)$$

- Terminate when yield is satisfactory or no new step is possible

Design centering – circuit example

- 39 process parameters
- 33 design parameters
- Operating parameter ranges

$$\begin{aligned}
 0 &\leq T \leq 110 && ^\circ C \\
 1.8 &\leq V_{dd} \leq 2.2 && V \\
 0 &\leq \text{mag}\{V_{in}\} \leq 0.4 && V \\
 0 &\leq t \leq 10 && \text{years}
 \end{aligned}$$




Design centering – circuit example

- 39 process parameters
- 33 design parameters
- Operating parameter ranges

$$\begin{aligned}
 0 &\leq T &\leq 110 & \text{ } ^\circ\text{C} \\
 1.8 &\leq V_{\text{dd}} &\leq 2.2 & \text{ V} \\
 0 &\leq \text{mag}\{V_{\text{in}}\} &\leq 0.4 & \text{ V} \\
 0 &\leq t &\leq 10 & \text{ years}
 \end{aligned}$$

- Specifications


| | | | | |
|--------|---|-----------|---|--------|
| 60 dB | < | CMRR | | |
| 80 dB | < | Gain | | |
| 1.5 mV | < | IOV | < | 1.5 mV |
| 5 V/us | < | Slew rate | | |
| 60 dB | < | PSRR | | |
| 7 MHz | < | UGBW | | |



Design centering – circuit example

- 39 process parameters
- 33 design parameters
- Operating parameter ranges
 - $0 \leq T \leq 110 \text{ } ^\circ\text{C}$
 - $1.8 \leq V_{\text{dd}} \leq 2.2 \text{ V}$
 - $0 \leq \text{mag}\{V_{\text{in}}\} \leq 0.4 \text{ V}$
 - $0 \leq t \leq 10 \text{ years}$
- Cost in CPU time (hours) ←
- For lifetime yield analysis:
 - ~ 1000 Performance simulations
 - ~ 3000 Degradation simulations

| | Fresh yield optimization | Lifetime yield optimization |
|------------------------|--------------------------|-----------------------------|
| Performance simulation | 1.6 | 3.7 |
| Degradation modeling | N/A | 15.1 |





Design centering – circuit example

- 39 process parameters
- 33 design parameters
- Operating parameter ranges

$$\begin{aligned}
 0 &\leq T \leq 110 && ^\circ C \\
 1.8 &\leq V_{dd} \leq 2.2 && V \\
 0 &\leq \text{mag}\{V_{in}\} \leq 0.4 && V \\
 0 &\leq t \leq 10 && \text{years}
 \end{aligned}$$

- Multi-objective optimization
 - Yield versus circuit area



Conclusion

- NBI degradation model suitable for analog circuit design
- Decoupling of degradation and performance simulation [ICICDT 2013]
- Simple extension to calculate lifetime yield analysis
- Demonstration on a circuit example

Future work

- New circuit examples




Fig. 1. Rail-to-rail operational amplifier.



Backup slides

Husni Habal



Technical University of Munich

Department of Electrical Engineering and Information Technology

The Institute for Electronic Design Automation

Significance of lifetime sizing rules

- Define the feasible region of operation
- Aid optimization and reduce cost
- Typically sharp changes in the performance functions will be avoided



Background

■ Variation in ΔV_{th} observed at (at least) three different time scales


- Scale of large signals, transient response to input stimulus, *small* stress and recovery time constants.
 - Large signals cause a significant change in $V_{gs}(t)$
 - The change typically has a period in **ns to μ s**
 - $\tau_{s1} = 1\text{ ms}$, $\tau_{r1} = 1\text{ }\mu\text{s}$

- Scale of stress-and-recovery cycles
 - Recovery when the oxide electric field $E = 0$
 - Rest cycles are in the length of, e.g., **minutes to hours**

- Long-term increase in the envelope of ΔV_{th}
 - Significant over **days to years**


Problems

- Tradeoff between computational cost and the number of simulation steps
 - Small simulation step (δt) due to the difference between time scales
 - In the previous example, number of steps = $\frac{t_{\text{life}}}{\delta t} = \frac{100 \text{ days}}{1 \text{ ms}} = 8.64\text{E}9$
 - Ignoring the smaller time scales leads to error, e.g., mismatch error



Problems

- Tradeoff between computational cost and the number of simulation steps
- Degradation modeling and performance evaluation are coupled
- Issues using gradient-based numerical algorithms
 - $\frac{df}{dt} = \frac{\partial f}{\partial t} + \frac{\partial f}{\partial V_{th}} \cdot \frac{d\Delta V_{th}}{dt}$; $\frac{d\Delta V_{th}}{dt}$ flips sign in recovery cycles



New solutions


1. Rule to decouple degradation from performance simulation
2. Partition degradation simulation into long and short term components
 - $t = t_1 + t_2$
 - Long-term component $t_1 = M \cdot t_{SR}$
 - Short-term component $0 \leq t_2 \leq t_{SR}$

 - Coarse long-term model: $[0, t_1] \mapsto \Delta V_{th_1}(t_1)$
 - Accurate short-term model: $\{t_1, V_{th_1}(t_1), [0, t_2]\} \mapsto \Delta V_{th_2}(t_1, t_2)$

 - Components combination: $\Delta V_{th}(t_1 + t_2) \approx \Delta V_{th_1}(t_1) + \Delta V_{th_2}(t_1, t_2)$


New solutions

1. Rule to decouple degradation from performance simulation
2. Partition degradation simulation into long and short term components
 - $t = t_1 + t_2$
 - Long-term component $t_1 = M \cdot t_{SR}$
 - Short-term component $0 \leq t_2 \leq t_{SR}$
 - Flowchart of calculation procedure



New solutions

1. Rule to decouple degradation from performance simulation
2. Partition degradation simulation into long and short term components
3. Extended domain of operating parameters
 - Two time dimensions, t_1 and t_2 , are used in worst-case analysis
 - Issue with the gradient sign flip is avoided



Conclusion

- Flowchart to evaluate a performance indicator as a function of time

